|
[riscv-CMOs:master] reported: How to discover the information of cache block size by software? 10 messages
#github
#risv
#CMOs
[riscv-CMOs:master] New Comment on Issue #48 How to discover the information of cache block size by software? By brucehoult: My understanding of the intent of the RVA ISA Profiles is that Linux distro
[riscv-CMOs:master] New Comment on Issue #48 How to discover the information of cache block size by software? By brucehoult: My understanding of the intent of the RVA ISA Profiles is that Linux distro
|
By
...
·
|
|
Updates to Github 4 messages
#github
#risv
#CMOs
1 New Commit: [riscv-CMOs:master] By David Kruckemyer <dkruckemyer@...>: 8e8a8e01e1e2: Create cmobase-v1.0.1.pdf Added: specifications/cmobase-v1.0.1.pdf [riscv-CMOs:master] New Comment o
1 New Commit: [riscv-CMOs:master] By David Kruckemyer <dkruckemyer@...>: 8e8a8e01e1e2: Create cmobase-v1.0.1.pdf Added: specifications/cmobase-v1.0.1.pdf [riscv-CMOs:master] New Comment o
|
By
...
·
|
|
[riscv-CMOs:master] reported: update instruction descriptions 7 messages
#github
#risv
#CMOs
[riscv-CMOs:master] New Comment on Pull Request #51 update instruction descriptions By brucehoult: I don't know if we have our own document specifying wordings such as this. I think most groups follow
[riscv-CMOs:master] New Comment on Pull Request #51 update instruction descriptions By brucehoult: I don't know if we have our own document specifying wordings such as this. I think most groups follow
|
By
...
·
|
|
[riscv-CMOs:master] reported: Textual format for cbo.* asm operands - '(rs1)' and '0(rs1)' vs 'rs1' 9 messages
#CMOs
#github
#risv
[riscv-CMOs:master] New Comment on Issue #47 Textual format for cbo.* asm operands - '(rs1)' and '0(rs1)' vs 'rs1' By dkruckemyer-ventana: I have the updates in a local repo, so no need to make any ch
[riscv-CMOs:master] New Comment on Issue #47 Textual format for cbo.* asm operands - '(rs1)' and '0(rs1)' vs 'rs1' By dkruckemyer-ventana: I have the updates in a local repo, so no need to make any ch
|
By
...
·
|
|
Updates to Github
#github
#risv
#CMOs
[riscv-CMOs:master] New Comment on Issue #47 Textual format for cbo.* asm operands - '(rs1)' and '0(rs1)' vs 'rs1' By dkruckemyer-ventana: As I'm thinking about this some more, it's not clear what req
[riscv-CMOs:master] New Comment on Issue #47 Textual format for cbo.* asm operands - '(rs1)' and '0(rs1)' vs 'rs1' By dkruckemyer-ventana: As I'm thinking about this some more, it's not clear what req
|
By
...
·
|
|
[riscv-CMOs:master] reported: Textual format for cbo.* asm operands - '(rs1)' and '0(rs1)' vs 'rs1'
#github
#risv
#CMOs
[riscv-CMOs:master] New Comment on Issue #47 Textual format for cbo.* asm operands - '(rs1)' and '0(rs1)' vs 'rs1' By AndyGlew: This may be long past caring for y'all, but at one point ( as in, origin
[riscv-CMOs:master] New Comment on Issue #47 Textual format for cbo.* asm operands - '(rs1)' and '0(rs1)' vs 'rs1' By AndyGlew: This may be long past caring for y'all, but at one point ( as in, origin
|
By
...
·
|
|
[riscv-CMOs:master] reported: New textual form 2 messages
#github
#risv
#CMOs
[riscv-CMOs:master] New Comment on Pull Request #49 New textual form By dkruckemyer-ventana: There was some discussion on #47 that I'll add in. Next week. (And this time I mean it.... :) )
[riscv-CMOs:master] New Comment on Pull Request #49 New textual form By dkruckemyer-ventana: There was some discussion on #47 that I'll add in. Next week. (And this time I mean it.... :) )
|
By
...
·
|
|
[riscv-CMOs:master] reported: Textual format for cbo.* asm operands - '(rs1)' and '0(rs1)' vs 'rs1'
#github
#risv
#CMOs
[riscv-CMOs:master] New Comment on Issue #47 Textual format for cbo.* asm operands - '(rs1)' and '0(rs1)' vs 'rs1' By yulong-plct: How can I implement the textual format of cbo.* asm operands in the g
[riscv-CMOs:master] New Comment on Issue #47 Textual format for cbo.* asm operands - '(rs1)' and '0(rs1)' vs 'rs1' By yulong-plct: How can I implement the textual format of cbo.* asm operands in the g
|
By
...
·
|
|
[riscv-CMOs:master] reported: Textual format for cbo.* asm operands - '(rs1)' and '0(rs1)' vs 'rs1'
#github
#risv
#CMOs
[riscv-CMOs:master] New Comment on Issue #47 Textual format for cbo.* asm operands - '(rs1)' and '0(rs1)' vs 'rs1' By dkruckemyer-ventana: Just wanted to let everyone know I haven't forgotten about th
[riscv-CMOs:master] New Comment on Issue #47 Textual format for cbo.* asm operands - '(rs1)' and '0(rs1)' vs 'rs1' By dkruckemyer-ventana: Just wanted to let everyone know I haven't forgotten about th
|
By
...
·
|
|
[riscv-CMOs:master] reported: Textual format for cbo.* asm operands - '(rs1)' and '0(rs1)' vs 'rs1'
#github
#risv
#CMOs
[riscv-CMOs:master] New Comment on Issue #47 Textual format for cbo.* asm operands - '(rs1)' and '0(rs1)' vs 'rs1' By palmer-dabbelt: Looks like some support for these landed in binutils as 41d6ac5da6
[riscv-CMOs:master] New Comment on Issue #47 Textual format for cbo.* asm operands - '(rs1)' and '0(rs1)' vs 'rs1' By palmer-dabbelt: Looks like some support for these landed in binutils as 41d6ac5da6
|
By
...
·
|
|
[riscv-CMOs:master] reported: Textual format for cbo.* asm operands - '(rs1)' and '0(rs1)' vs 'rs1'
#risv
#CMOs
#github
[riscv-CMOs:master] New Comment on Issue #47 Textual format for cbo.* asm operands - '(rs1)' and '0(rs1)' vs 'rs1' By a4lg: @dkruckemyer-ventana TL;DR: offset(rs1) looks good (for other reason than yo
[riscv-CMOs:master] New Comment on Issue #47 Textual format for cbo.* asm operands - '(rs1)' and '0(rs1)' vs 'rs1' By a4lg: @dkruckemyer-ventana TL;DR: offset(rs1) looks good (for other reason than yo
|
By
...
·
|
|
Github push to riscv:riscv-CMOs
#CMOs
#github
#risv
1 New Commit: [riscv-CMOs:master] By David Kruckemyer <47680170+dkruckemyer-ventana@...>: 7bfa11334dca: Update README.md Modified: README.md
1 New Commit: [riscv-CMOs:master] By David Kruckemyer <47680170+dkruckemyer-ventana@...>: 7bfa11334dca: Update README.md Modified: README.md
|
By
...
·
|
|
[riscv-CMOs:master] reported: Textual format for cbo.* asm operands - '(rs1)' and '0(rs1)' vs 'rs1'
#github
#risv
#CMOs
[riscv-CMOs:master] New Comment on Issue #47 Textual format for cbo.* asm operands - '(rs1)' and '0(rs1)' vs 'rs1' By dkruckemyer-ventana: @a4lg I have no problem with the change, though I wonder whet
[riscv-CMOs:master] New Comment on Issue #47 Textual format for cbo.* asm operands - '(rs1)' and '0(rs1)' vs 'rs1' By dkruckemyer-ventana: @a4lg I have no problem with the change, though I wonder whet
|
By
...
·
|
|
[riscv-CMOs:master] reported: Should exception be raised if the memory attribute is strong order for cbo.zero?
#github
#risv
#CMOs
[riscv-CMOs:master] New Comment on Issue #50 Should exception be raised if the memory attribute is strong order for cbo.zero? By gfavor: Cbo.zero, as a form or memory-accessing instruction, is subject
[riscv-CMOs:master] New Comment on Issue #50 Should exception be raised if the memory attribute is strong order for cbo.zero? By gfavor: Cbo.zero, as a form or memory-accessing instruction, is subject
|
By
...
·
|
|
[riscv-CMOs:master] new issue: Should exception be raised if the memory attribute is strong order for cbo.zero?
#github
#risv
#CMOs
[riscv-CMOs:master] New Issue Created by xian-zju: #50 Should exception be raised if the memory attribute is strong order for cbo.zero? As defined by the spec in Chapter 4.2, cbo.zero is used for a ca
[riscv-CMOs:master] New Issue Created by xian-zju: #50 Should exception be raised if the memory attribute is strong order for cbo.zero? As defined by the spec in Chapter 4.2, cbo.zero is used for a ca
|
By
...
·
|
|
Updates to Github 3 messages
#github
#risv
#CMOs
[riscv/riscv-CMOs] Pull request updated by a4lg: #49 Alternative textual form This pull request implements new textual form as proposed by @asb. Here's some backgrounds (see #47): Alex Bradbury (@asb)
[riscv/riscv-CMOs] Pull request updated by a4lg: #49 Alternative textual form This pull request implements new textual form as proposed by @asb. Here's some backgrounds (see #47): Alex Bradbury (@asb)
|
By
...
·
|
|
[riscv-CMOs:master] reported: Textual format for cbo.* asm operands - '(rs1)' and '0(rs1)' vs 'rs1' 5 messages
#github
#risv
#CMOs
[riscv-CMOs:master] New Comment on Issue #47 Textual format for cbo.* asm operands - '(rs1)' and '0(rs1)' vs 'rs1' By a4lg: Both (GNU/LLVM) toolchain developers agreed. Remaining task: ask RISC-V CMO
[riscv-CMOs:master] New Comment on Issue #47 Textual format for cbo.* asm operands - '(rs1)' and '0(rs1)' vs 'rs1' By a4lg: Both (GNU/LLVM) toolchain developers agreed. Remaining task: ask RISC-V CMO
|
By
...
·
|
|
Pull Request Opened
#github
#risv
#CMOs
[riscv/riscv-CMOs] Pull request opened by a4lg: #49 Alternative textual form This pull request implements new textual form as proposed by @asb (see #47).
[riscv/riscv-CMOs] Pull request opened by a4lg: #49 Alternative textual form This pull request implements new textual form as proposed by @asb (see #47).
|
By
...
·
|
|
Updates to Github 2 messages
#github
#risv
#CMOs
[riscv-CMOs:master] New Comment on Issue #47 Textual format for cbo.* asm operands - '(rs1)' and '0(rs1)' vs 'rs1' By jrtc27: Because offset must be zero, we cannot handle cbo.* instruction just like
[riscv-CMOs:master] New Comment on Issue #47 Textual format for cbo.* asm operands - '(rs1)' and '0(rs1)' vs 'rs1' By jrtc27: Because offset must be zero, we cannot handle cbo.* instruction just like
|
By
...
·
|
|
[riscv-CMOs:master] reported: Textual format for cbo.* asm operands - '(rs1)' and '0(rs1)' vs 'rs1' 2 messages
#CMOs
#github
#risv
[riscv-CMOs:master] New Comment on Issue #47 Textual format for cbo.* asm operands - '(rs1)' and '0(rs1)' vs 'rs1' By cmuellner: There are two Binutils patches from January on the Binutils list, that
[riscv-CMOs:master] New Comment on Issue #47 Textual format for cbo.* asm operands - '(rs1)' and '0(rs1)' vs 'rs1' By cmuellner: There are two Binutils patches from January on the Binutils list, that
|
By
...
·
|