|
[riscv-CMOs:master] reported: CBO instruction behavior when cache is disabled or when memory attribute is uncacheable
#github
#risv
#CMOs
[riscv-CMOs:master] New Comment on Issue #41 CBO instruction behavior when cache is disabled or when memory attribute is uncacheable By dkruckemyer-ventana: What is the behaviors of CBO instructions w
[riscv-CMOs:master] New Comment on Issue #41 CBO instruction behavior when cache is disabled or when memory attribute is uncacheable By dkruckemyer-ventana: What is the behaviors of CBO instructions w
|
By
...
·
|
|
[riscv-CMOs:master] new issue: CBO instruction behavior when cache is disabled or when memory attribute is uncacheable
#CMOs
#github
#risv
[riscv-CMOs:master] New Issue Created by chuanhua: #41 CBO instruction behavior when cache is disabled or when memory attribute is uncacheable What is the behaviors of CBO instructions when 1. the cor
[riscv-CMOs:master] New Issue Created by chuanhua: #41 CBO instruction behavior when cache is disabled or when memory attribute is uncacheable What is the behaviors of CBO instructions when 1. the cor
|
By
...
·
|
|
Pull Request Closed
#github
#risv
#CMOs
[riscv/riscv-CMOs] Pull request closed by paul-walmsley-sifive: #36 Minor specification language change proposals on cmobase-0.5 Several minor language change proposals against the CMO draft specifica
[riscv/riscv-CMOs] Pull request closed by paul-walmsley-sifive: #36 Minor specification language change proposals on cmobase-0.5 Several minor language change proposals against the CMO draft specifica
|
By
...
·
|
|
Github push to riscv:riscv-CMOs
#github
#risv
#CMOs
1 New Commit: [riscv-CMOs:master] By David Kruckemyer <47680170+dkruckemyer-ventana@...>: 86946f56bb78: Update CMO-Phase-1-Scope.md Modified: CMO-Phase-1-Scope.md
1 New Commit: [riscv-CMOs:master] By David Kruckemyer <47680170+dkruckemyer-ventana@...>: 86946f56bb78: Update CMO-Phase-1-Scope.md Modified: CMO-Phase-1-Scope.md
|
By
...
·
|
|
[riscv-CMOs:master] reported: encoding of prefetches impose minimum sensible granularity of cache blocks 2 messages
#github
#risv
#CMOs
[riscv-CMOs:master] New Comment on Issue #40 encoding of prefetches impose minimum sensible granularity of cache blocks By aswaterman: IMO, the current formulation is preferable. If we were to change,
[riscv-CMOs:master] New Comment on Issue #40 encoding of prefetches impose minimum sensible granularity of cache blocks By aswaterman: IMO, the current formulation is preferable. If we were to change,
|
By
...
·
|
|
Updates to Github 3 messages
#risv
#CMOs
#github
[riscv/riscv-CMOs] Pull request closed by dkruckemyer-ventana: #39 Cmobase v0.6 Incorporated feedback from architecture review. Functional changes: Added virtual instruction exception conditions Added
[riscv/riscv-CMOs] Pull request closed by dkruckemyer-ventana: #39 Cmobase v0.6 Incorporated feedback from architecture review. Functional changes: Added virtual instruction exception conditions Added
|
By
...
·
|
|
[riscv-CMOs:master] closed: FIFTH QUESTION (?): How do CMOs relate to the memory ordering model?#github
#risv
#CMOs
[riscv-CMOs:master] Issue #13 FIFTH QUESTION (?): How do CMOs relate to the memory ordering model? closed by dkruckemyer-ventana.
[riscv-CMOs:master] Issue #13 FIFTH QUESTION (?): How do CMOs relate to the memory ordering model? closed by dkruckemyer-ventana.
|
By
...
·
|
|
[riscv-CMOs:master] reported: encoding of prefetches impose minimum sensible granularity of cache blocks
#github
#risv
#CMOs
[riscv-CMOs:master] New Comment on Issue #40 encoding of prefetches impose minimum sensible granularity of cache blocks By dkruckemyer-ventana: This is a bit of an encoding illusion: one may see an S-
[riscv-CMOs:master] New Comment on Issue #40 encoding of prefetches impose minimum sensible granularity of cache blocks By dkruckemyer-ventana: This is a bit of an encoding illusion: one may see an S-
|
By
...
·
|
|
[riscv-CMOs:master] new issue: encoding of prefetches impose minimum sensible granularity of cache blocks
#github
#risv
#CMOs
[riscv-CMOs:master] New Issue Created by jnk0le: #40 encoding of prefetches impose minimum sensible granularity of cache blocks as of 0.6 draft: Prefetches are encoded in ori HINT space so the offset[
[riscv-CMOs:master] New Issue Created by jnk0le: #40 encoding of prefetches impose minimum sensible granularity of cache blocks as of 0.6 draft: Prefetches are encoded in ori HINT space so the offset[
|
By
...
·
|
|
Updates to Github
#github
#risv
#CMOs
[riscv/riscv-CMOs] Pull request opened by dkruckemyer-ventana: #38 Update prefetch instruction mnemonics [riscv/riscv-CMOs] Pull request closed by dkruckemyer-ventana: #38 Update prefetch instruction
[riscv/riscv-CMOs] Pull request opened by dkruckemyer-ventana: #38 Update prefetch instruction mnemonics [riscv/riscv-CMOs] Pull request closed by dkruckemyer-ventana: #38 Update prefetch instruction
|
By
...
·
|
|
Updates to Github 4 messages
#github
#risv
#CMOs
1 New Commit: [riscv-CMOs:master] By David Kruckemyer <dkruckemyer@...>: eb11ff7960fe: Create cmobase-v0.5.1.pdf Added: specifications/cmobase-v0.5.1.pdf 1 New Commit: [riscv-CMOs:master]
1 New Commit: [riscv-CMOs:master] By David Kruckemyer <dkruckemyer@...>: eb11ff7960fe: Create cmobase-v0.5.1.pdf Added: specifications/cmobase-v0.5.1.pdf 1 New Commit: [riscv-CMOs:master]
|
By
...
·
|
|
Pull Request Updated
#CMOs
#github
#risv
[riscv/riscv-CMOs] Pull request updated by dkruckemyer-ventana: #37 Cmobase v0.5.1 Incorporated Paul W's feedback Added a section on the hypervisor extension Added an open issues section
[riscv/riscv-CMOs] Pull request updated by dkruckemyer-ventana: #37 Cmobase v0.5.1 Incorporated Paul W's feedback Added a section on the hypervisor extension Added an open issues section
|
By
...
·
|
|
[riscv-CMOs:master] reported: Minor specification language change proposals on cmobase-0.5
#github
#risv
#CMOs
[riscv-CMOs:master] New Comment on Pull Request #36 Minor specification language change proposals on cmobase-0.5 By dkruckemyer-ventana: I've updated the bus initiator text in my working branch Ignore
[riscv-CMOs:master] New Comment on Pull Request #36 Minor specification language change proposals on cmobase-0.5 By dkruckemyer-ventana: I've updated the bus initiator text in my working branch Ignore
|
By
...
·
|
|
Pull Request Updated
#github
#risv
#CMOs
[riscv/riscv-CMOs] Pull request updated by paul-walmsley-sifive: #36 Minor specification language change proposals on cmobase-0.5 Several minor language change proposals against the CMO draft specific
[riscv/riscv-CMOs] Pull request updated by paul-walmsley-sifive: #36 Minor specification language change proposals on cmobase-0.5 Several minor language change proposals against the CMO draft specific
|
By
...
·
|
|
Pull Request Opened
#github
#risv
#CMOs
[riscv/riscv-CMOs] Pull request opened by paul-walmsley-sifive: #36 Minor specification language change proposals on cmobase-0.5 Several minor language change proposals against the CMO draft specifica
[riscv/riscv-CMOs] Pull request opened by paul-walmsley-sifive: #36 Minor specification language change proposals on cmobase-0.5 Several minor language change proposals against the CMO draft specifica
|
By
...
·
|
|
Updates to Github
#github
#risv
#CMOs
[riscv/riscv-CMOs] Pull request updated by dkruckemyer-ventana: #35 Cmobase v0.5 Added prefetch instructions Updated breakpoint/debug section Updated load values section Clarified LR/SC constrained lo
[riscv/riscv-CMOs] Pull request updated by dkruckemyer-ventana: #35 Cmobase v0.5 Added prefetch instructions Updated breakpoint/debug section Updated load values section Clarified LR/SC constrained lo
|
By
...
·
|
|
Pull Request Updated
#github
#risv
#CMOs
[riscv/riscv-CMOs] Pull request updated by dkruckemyer-ventana: #35 Cmobase v0.5 Added prefetch instructions Updated breakpoint/debug section Updated load values section Clarified LR/SC constrained lo
[riscv/riscv-CMOs] Pull request updated by dkruckemyer-ventana: #35 Cmobase v0.5 Added prefetch instructions Updated breakpoint/debug section Updated load values section Clarified LR/SC constrained lo
|
By
...
·
|
|
Pull Request Closed
#github
#risv
#CMOs
[riscv/riscv-CMOs] Pull request closed by ingallsj: #31 Breakpoint: trigger classification store only Type of change: Functional relaxation. Explanation: It seems cleaner and simpler to consider CMOs
[riscv/riscv-CMOs] Pull request closed by ingallsj: #31 Breakpoint: trigger classification store only Type of change: Functional relaxation. Explanation: It seems cleaner and simpler to consider CMOs
|
By
...
·
|
|
Updates to Github 2 messages
#risv
#CMOs
#github
[riscv/riscv-CMOs] Pull request opened by dkruckemyer-ventana: #35 Cmobase v0.5 Added prefetch instructions Updated breakpoint/debug section Updated load values section Clarified LR/SC constrained loo
[riscv/riscv-CMOs] Pull request opened by dkruckemyer-ventana: #35 Cmobase v0.5 Added prefetch instructions Updated breakpoint/debug section Updated load values section Clarified LR/SC constrained loo
|
By
...
·
|
|
Updates to Github 4 messages
#github
#risv
#CMOs
[riscv-CMOs:master] New Comment on Pull Request #31 Breakpoint: trigger classification store only By dkruckemyer-ventana: I'm open to dropping the load condition for management ops. I had added it at
[riscv-CMOs:master] New Comment on Pull Request #31 Breakpoint: trigger classification store only By dkruckemyer-ventana: I'm open to dropping the load condition for management ops. I had added it at
|
By
...
·
|