|
[riscv-CMOs:master] reported: How to discover the information of cache block size by software?
#github
#risv
#CMOs
[riscv-CMOs:master] New Comment on Issue #48 How to discover the information of cache block size by software? By brucehoult: My understanding of the intent of the RVA ISA Profiles is that Linux distro
[riscv-CMOs:master] New Comment on Issue #48 How to discover the information of cache block size by software? By brucehoult: My understanding of the intent of the RVA ISA Profiles is that Linux distro
|
By
...
· #1043
·
|
|
[riscv-CMOs:master] reported: How to discover the information of cache block size by software?
#github
#risv
#CMOs
[riscv-CMOs:master] New Comment on Issue #48 How to discover the information of cache block size by software? By cmuellner: A plausible and sensible scenario would be that upstream will support all th
[riscv-CMOs:master] New Comment on Issue #48 How to discover the information of cache block size by software? By cmuellner: A plausible and sensible scenario would be that upstream will support all th
|
By
...
· #1042
·
|
|
[riscv-CMOs:master] reported: How to discover the information of cache block size by software?
#github
#risv
#CMOs
[riscv-CMOs:master] New Comment on Issue #48 How to discover the information of cache block size by software? By gfavor: My understanding of the intent of the RVA ISA Profiles is that Linux distros wi
[riscv-CMOs:master] New Comment on Issue #48 How to discover the information of cache block size by software? By gfavor: My understanding of the intent of the RVA ISA Profiles is that Linux distros wi
|
By
...
· #1041
·
|
|
[riscv-CMOs:master] reported: How to discover the information of cache block size by software?
#github
#risv
#CMOs
[riscv-CMOs:master] New Comment on Issue #48 How to discover the information of cache block size by software? By dkruckemyer-ventana: FWIW, this profile option, Zic64b, also indicates the cache block
[riscv-CMOs:master] New Comment on Issue #48 How to discover the information of cache block size by software? By dkruckemyer-ventana: FWIW, this profile option, Zic64b, also indicates the cache block
|
By
...
· #1040
·
|
|
Updates to Github
#github
#risv
#CMOs
1 New Commit: [riscv-CMOs:master] By David Kruckemyer <dkruckemyer@...>: 8e8a8e01e1e2: Create cmobase-v1.0.1.pdf Added: specifications/cmobase-v1.0.1.pdf [riscv-CMOs:master] New Comment o
1 New Commit: [riscv-CMOs:master] By David Kruckemyer <dkruckemyer@...>: 8e8a8e01e1e2: Create cmobase-v1.0.1.pdf Added: specifications/cmobase-v1.0.1.pdf [riscv-CMOs:master] New Comment o
|
By
...
· #1039
·
|
|
Updates to Github
#github
#risv
#CMOs
[riscv-CMOs:master] New Comment on Pull Request #51 update instruction descriptions By dkruckemyer-ventana: My actual preference is "must" but for some reason I thought "shall" was preferred more gene
[riscv-CMOs:master] New Comment on Pull Request #51 update instruction descriptions By dkruckemyer-ventana: My actual preference is "must" but for some reason I thought "shall" was preferred more gene
|
By
...
· #1038
·
|
|
[riscv-CMOs:master] reported: How to discover the information of cache block size by software?
#github
#risv
#CMOs
[riscv-CMOs:master] New Comment on Issue #48 How to discover the information of cache block size by software? By cmuellner: The CBO spec says: """ 2.7. Software Discovery The initial set of CMO extens
[riscv-CMOs:master] New Comment on Issue #48 How to discover the information of cache block size by software? By cmuellner: The CBO spec says: """ 2.7. Software Discovery The initial set of CMO extens
|
By
...
· #1037
·
|
|
[riscv-CMOs:master] reported: update instruction descriptions
#github
#risv
#CMOs
[riscv-CMOs:master] New Comment on Pull Request #51 update instruction descriptions By brucehoult: I don't know if we have our own document specifying wordings such as this. I think most groups follow
[riscv-CMOs:master] New Comment on Pull Request #51 update instruction descriptions By brucehoult: I don't know if we have our own document specifying wordings such as this. I think most groups follow
|
By
...
· #1036
·
|
|
[riscv-CMOs:master] reported: How to discover the information of cache block size by software?
#github
#risv
#CMOs
[riscv-CMOs:master] New Comment on Issue #48 How to discover the information of cache block size by software? By kito-cheng: @cmuellner thanks for the info, I didn't realized that CBO operation size m
[riscv-CMOs:master] New Comment on Issue #48 How to discover the information of cache block size by software? By kito-cheng: @cmuellner thanks for the info, I didn't realized that CBO operation size m
|
By
...
· #1035
·
|
|
[riscv-CMOs:master] reported: How to discover the information of cache block size by software?
#github
#risv
#CMOs
[riscv-CMOs:master] New Comment on Issue #48 How to discover the information of cache block size by software? By cmuellner: We were discussing that as part of the kernel support for CBO. It was agreed
[riscv-CMOs:master] New Comment on Issue #48 How to discover the information of cache block size by software? By cmuellner: We were discussing that as part of the kernel support for CBO. It was agreed
|
By
...
· #1034
·
|
|
[riscv-CMOs:master] reported: update instruction descriptions
#github
#risv
#CMOs
[riscv-CMOs:master] New Comment on Pull Request #51 update instruction descriptions By a4lg: My intent (on GNU Binutils) is, The encoding does not allow specifying actual offset (effectively, only off
[riscv-CMOs:master] New Comment on Pull Request #51 update instruction descriptions By a4lg: My intent (on GNU Binutils) is, The encoding does not allow specifying actual offset (effectively, only off
|
By
...
· #1033
·
|
|
[riscv-CMOs:master] reported: How to discover the information of cache block size by software?
#github
#risv
#CMOs
Don't we already have that capability with the mconfigptr extension, and the config-struct schema which encode that data it points to?? It isn't an instruction, it is a database which is pointed to by
Don't we already have that capability with the mconfigptr extension, and the config-struct schema which encode that data it points to?? It isn't an instruction, it is a database which is pointed to by
|
By
Allen Baum
· #1032
·
|
|
[riscv-CMOs:master] reported: How to discover the information of cache block size by software?
#github
#risv
#CMOs
[riscv-CMOs:master] New Comment on Issue #48 How to discover the information of cache block size by software? By ubc-guy: in the vector spec, software needs to know the maximum length of a vector that
[riscv-CMOs:master] New Comment on Issue #48 How to discover the information of cache block size by software? By ubc-guy: in the vector spec, software needs to know the maximum length of a vector that
|
By
...
· #1030
·
|
|
[riscv-CMOs:master] reported: update instruction descriptions
#github
#risv
#CMOs
[riscv-CMOs:master] New Comment on Pull Request #51 update instruction descriptions By ubc-guy: am I misunderstanding the phrase "any expression that computes the offset shall evaluate to zero" ? what
[riscv-CMOs:master] New Comment on Pull Request #51 update instruction descriptions By ubc-guy: am I misunderstanding the phrase "any expression that computes the offset shall evaluate to zero" ? what
|
By
...
· #1029
·
|
|
[riscv-CMOs:master] reported: update instruction descriptions
#github
#risv
#CMOs
[riscv-CMOs:master] New Comment on Pull Request #51 update instruction descriptions By ubc-guy: am I misunderstanding the phrase "any expression that computes the offset shall evaluate to zero" ? what
[riscv-CMOs:master] New Comment on Pull Request #51 update instruction descriptions By ubc-guy: am I misunderstanding the phrase "any expression that computes the offset shall evaluate to zero" ? what
|
By
...
· #1028
·
|
|
[riscv-CMOs:master] reported: update instruction descriptions
#github
#risv
#CMOs
[riscv-CMOs:master] New Comment on Pull Request #51 update instruction descriptions By a4lg: LGTM. Proposed version number (1.0.1) is nice because it wouldn't change the extension version itself.
[riscv-CMOs:master] New Comment on Pull Request #51 update instruction descriptions By a4lg: LGTM. Proposed version number (1.0.1) is nice because it wouldn't change the extension version itself.
|
By
...
· #1027
·
|
|
[riscv-CMOs:master] reported: update instruction descriptions
#github
#risv
#CMOs
[riscv-CMOs:master] New Comment on Pull Request #51 update instruction descriptions By cmuellner: LGTM
[riscv-CMOs:master] New Comment on Pull Request #51 update instruction descriptions By cmuellner: LGTM
|
By
...
· #1026
·
|
|
[riscv-CMOs:master] reported: How to discover the information of cache block size by software?
#github
#risv
#CMOs
[riscv-CMOs:master] New Comment on Issue #48 How to discover the information of cache block size by software? By kito-cheng: I run into problem when I tried to implement __builtin___clear_cache with c
[riscv-CMOs:master] New Comment on Issue #48 How to discover the information of cache block size by software? By kito-cheng: I run into problem when I tried to implement __builtin___clear_cache with c
|
By
...
· #1025
·
|
|
Updates to Github
#github
#risv
#CMOs
[riscv-CMOs:master] New Comment on Pull Request #49 New textual form By a4lg: As better PR as published as #51, I'll close this. [riscv/riscv-CMOs] Pull request closed by a4lg: #49 New textual form Th
[riscv-CMOs:master] New Comment on Pull Request #49 New textual form By a4lg: As better PR as published as #51, I'll close this. [riscv/riscv-CMOs] Pull request closed by a4lg: #49 New textual form Th
|
By
...
· #1024
·
|
|
[riscv-CMOs:master] reported: update instruction descriptions
#github
#risv
#CMOs
[riscv-CMOs:master] New Comment on Pull Request #51 update instruction descriptions By kito-cheng: As a GNU toolchain maintainer, LGTM, thanks! and thanks @a4lg push this forward :)
[riscv-CMOs:master] New Comment on Pull Request #51 update instruction descriptions By kito-cheng: As a GNU toolchain maintainer, LGTM, thanks! and thanks @a4lg push this forward :)
|
By
...
· #1023
·
|