1. #CMOs
  2. [riscv-CMOs:master] new issue: CBO instruction behavior when cache is disabled or when memory attribute is uncacheable

[riscv-CMOs:master] new issue: CBO instruction behavior when cache is disabled or when memory attribute is uncacheable #github #CMOs #risv

tech-cmo@lists.riscv.org Integration <tech-cmo@...>
 

[riscv-CMOs:master] New Issue Created by chuanhua:
#41 CBO instruction behavior when cache is disabled or when memory attribute is uncacheable

What is the behaviors of CBO instructions when 1. the corresponding cache is disabled? 2. When the memory attribute of the address is uncacheable or in I/O region?
1 - 1 of 1