Debug Task Group tech-debug@lists.riscv.org
Group Description
Welcome to the RISC-V Debug Task Group secure area. The Debug Task Group's goal is the ratification of a specification for how to enable low-level hardware debugging on RISC-V implementations. In this section of the RISC-V Foundation Workspace you will find meeting minutes and slides, updated on a regular basis. Access to this area is restricted to members of the Debug Task Group. For updates, keep an eye on this space and the task group mailing list:debug@workspace.riscv.org. Success Criteria: A Foundation-Ratified Specification for Run/Halt debug of RISC-V based systems. This is desired by the 8th RISC-V Workshop in Barcelona, May 2018. Auxiliary Goals: Reference implementations & reference SW implementations, Documented SW conventions for debug-related tasks; Explicitly Out of Scope: Trace specification
Group Information
- 108 Members
- 277 Topics, Last Post:
- Started on
Group Settings
- This is a subgroup of main.
- All subscribers can post to the group.
- Posts to this group do not require approval from the moderators.
- Messages are set to reply to sender.
- Subscriptions to this group require approval from the moderators.
- Archives are visible to subscribers only.
- Wiki is visible to subscribers only.
- Members can edit their posts.
- Members can set their subscriptions to no email.
Group Email Addresses
