Debug Task Group

Group Description

Welcome to the RISC-V Debug Task Group secure area. The Debug Task Group's goal is the ratification of a specification for how to enable low-level hardware debugging on RISC-V implementations.  In this section of the RISC-V Foundation Workspace you will find meeting minutes and slides, updated on a regular basis. Access to this area is restricted to members of the Debug Task Group.  For updates, keep an eye on this space and the task group mailing Success Criteria: A Foundation-Ratified Specification for Run/Halt debug of RISC-V based systems. This is desired by the 8th RISC-V Workshop in Barcelona, May 2018. Auxiliary Goals:  Reference implementations & reference SW implementations, Documented SW conventions for debug-related tasks; Explicitly Out of Scope: Trace specification

Group Information

  • 117 Members
  • 288 Topics, Last Post:
  • Started on

Group Settings

  • This is a subgroup of main.
  • All subscribers can post to the group.
  • Posts to this group do not require approval from the moderators.
  • Messages are set to reply to sender.
  • Subscriptions to this group require approval from the moderators.
  • Archives are visible to subscribers only.
  • Wiki is visible to subscribers only.
  • Members can edit their messages.
  • Members can set their subscriptions to no email.

 or  Log In If You Are Already A Member

Message History

Group Email Addresses