tech-fast-int@lists.riscv.org
Fast Interrupt Task Group
Develop a low-latency, vectored, priority-based, preemptive interrupt scheme for interrupts directed to a single hart, compatible with the existing RISC-V standards. Provide both hardware specifications and software ABIs/APIs. Standardize compiler conventions for annotating interrupt handler functions.Group Information
- 189 Members
- 275 Topics , Last Post:
- Started on
- Feed
Group Email Addresses
- Post: tech-fast-int@lists.riscv.org
- Subscribe: tech-fast-int+subscribe@lists.riscv.org
- Unsubscribe: tech-fast-int+unsubscribe@lists.riscv.org
- Group Owner: tech-fast-int+owner@lists.riscv.org
- Help: tech-fast-int+help@lists.riscv.org
Group Settings
- This is a subgroup of main .
- All members can post to the group.
- Posts to this group do not require approval from the moderators.
- Messages are set to reply to sender.
- Subscriptions to this group do not require approval from the moderators.
- Archive is visible to anyone.
- Members can edit their messages.
- Members can set their subscriptions to no email.
Top Hashtags [See All]
- #cal-notice 52 Topics
- #cal-reminder 52 Topics
- #cal-cancelled 2 Topics
- #cal-invite 1 Topics
- #file-notice 1 Topics
Archived Messages