Fast Interrupts Task Group tech-fast-int@lists.riscv.org

Group Description

Develop a low-latency, vectored, priority-based, preemptive interrupt scheme for interrupts directed to a single hart, compatible with the existing RISC-V standards. Provide both hardware specifications and software ABIs/APIs. Standardize compiler conventions for annotating interrupt handler functions.

Group Information

  • 75 Members
  • 39 Topics, Last Post:
  • Started on

Group Settings

  • This is a subgroup of main.
  • All subscribers can post to the group.
  • Posts to this group do not require approval from the moderators.
  • Messages are set to reply to sender.
  • Subscriptions to this group require approval from the moderators.
  • Archives are visible to subscribers only.
  • Wiki is visible to subscribers only.
  • Members can edit their messages.
  • Members can set their subscriptions to no email.

 or  Log In If You Are Already A Member

Message History

Group Email Addresses