tech-overlay@lists.riscv.org

Software Overlay Task Group

 

github: https://github.com/riscv/riscv-overlay

Motivation

In the early days of embedded computing there was a technique to load code in Real-Time at the moment it was needed for execution. Back then memory was expensive in all aspects. Similarly, today, IoT devices are very restricted with memory size and power. Due to those needs, the need for reviving the overlay concept, with RISC-V ISA, was needed along with RISC-V toolchain to support it.
 

Charter

The Software Overlay TG will specify the requirements for the software overlay feature, both from the FW manager engine and from toolchain aspects, all of which will be based on the current RISC-V ISA and extensions.

 

Deliverable 

Full operation software stack to be part of RISC-V toolchain, includes runtime software and toolchain support.

Initial  Roadmap (by Phases)

Gather
  1. Gathering specification and requirements: what we wish this feature to contain
  2. Making generic software requirements to be approved by the TG
Design
  1. Establish a software spec based on the requirements 
  2. Designing RT FW, using RISC-V ISA
  3. Designing Toolchain usage
  4. Write HLD (High-level design) for the RT engine
Implementation
  1. Implementation and LLD (low-level design)
  2. Deployment 
  3. Write Test suite
  

Group Information

  • 57 Members
  • 66 Topics , Last Post:
  • Started on
  • Feed

Group Email Addresses

Group Settings

  • This is a subgroup of main .
  • All members can post to the group.
  • Posts to this group do not require approval from the moderators.
  • Messages are set to reply to group and sender.
  • Subscriptions to this group do not require approval from the moderators.
  • Archive is visible to anyone.
  • Wiki is visible to anyone.
  • Members cannot edit their messages.
  • Members can set their subscriptions to no email.

Top Hashtags [See All]

Log In If You Are Already A Member

Archived Messages