1. Tech-Privileged
  2. Messages

Re: [RISC-V] [tech-virt-mem] Help needed on physical address issues

Allen Baum
 

My understanding is that the physical address size is implementation dependent. 
Iif any bit above that is set, it should report an access fault.
The ACTs don't specifically test for that now, but they will (where the implementer defines the size in its riscv-config YAML file.
It should also be defined in the config-struct encoding at some point.

On Wed, Aug 10, 2022 at 8:05 PM Ke Chai <ck.rickytino@...> wrote:
Thanks Scott, Allen and Ved for your clarification!
Still one little question: What happens when MMU is disabled (VA=PA) and bit [63:56] is not zero? Still report Access Fault? Or are we assuming the full-PA width is 64 or 56?
Btw I would appreciate it if someone could add what we've discuss above, about PA width, into the privileged spec :) 

Join tech-privileged@lists.riscv.org to automatically receive all group messages.