It would be nice if it was architecturally defined/permitted for such straddling accesses to be performed a byte at a time.
That could be ok for accesses to idempotent memory, but would likely be problematic for a non-idempotent location (e.g. a memory-mapped I/O register), and byte accesses to a word MMIO register might not even be allowed by the PMAs for that location.
