The ISA Manual said: "The hedeleg and hideleg CSRs allow these traps to be further delegated to a VS-mode guest."
I would like to know in what scenario or under what requirements, it is necessary to delegate the interrupt or exception to the VS mode? What would be the impact of making all bits of these two CSRs read-only zeros?
