Re: Question about mip and vsip
Without a deep understanding of these particular bits (and Greg will correct me if I'm wrong) there are some general rules that should apply (I am unaware of any exceptions to this off the top of my head, but if they are anywhere, they'd probably be in the interrupt and hypervisor CSRs): A bit that is RW accessible to a lower privilege mode should always be RW at a higher privilege mode (though it may be accessed at a different address because of the way hypervisor extension works) If the CSR is accessible to the accessing mode at all, and is not in the ReadOnly CSR ranges, then if a bit is described as an alias, then it should be read/write if they are read/write at the higher privilege level if a bit is described as an shadow, then it should be read-only even if they are read/write at the higher privilege level A CSR which is described as a "restricted view" would have some bits that aliased at a higher privilege level, and be read-only zero at lower privilege levels. On Sat, Nov 26, 2022 at 10:56 PM Greg Favor <gfavor@...> wrote:
|
|