Re: A proposal to enhance RISC-V HPM (Hardware Performance Monitor)

Chuanhua Chang

The idea of adding write enable bit without adding extra CSR in the read/write register range is that the setting of the write enable bit will change the read-only CSR to a read/write CSR.


Join to automatically receive all group messages.