1. Messages
  2. Fast-track "stimecmp / vstimecmp" extension proposal

Re: Fast-track "stimecmp / vstimecmp" extension proposal

Greg Favor
 

On Tue, Dec 1, 2020 at 6:49 PM Jonathan Behrens <behrensj@...> wrote:
In addition, when the TM bit in the mcounteren register is clear, attempts to read the stimecmp register while executing in S-mode will cause an illegal instruction exception.

Presumably this should say "attempts to read or write the stimecmp register..."?

Yes.  Thanks for catching that.  (And the same applies for vstimecmp.)

Greg
 
Join {tech-privileged@lists.riscv.org to automatically receive all group messages.