- Performance Monitor Interrupts
Re: Performance Monitor Interrupts
toggle quoted messageShow quoted text
sent from a mobile device. please forgive any typos.
On Dec 9, 2020, at 1:25 PM, Sanjay Patel <spatel@...> wrote:
I have some questions about the hpm CSRs.
- There is a conspicuous lack of an interrupt associated with a counter overflow. Are custom interrupts expected to be provided in a RISC-V implementation?
- What model does Linux perf assume for the use of the monitors? Does a standard release not use interrupts and if so, is polling used instead?
- An SBI interface would seem to be needed for Supervisor/Linux to set the events? Is there a standard call defined?
This link alludes to similar issues, but it also says RISC-V implementations exist w/o an interrupt capabilty.
Join email@example.com to automatically receive all group messages.