|
Re: rv(64) address space size
Could you clarify what suggestions you think we should implement? The KAISER paper describes a way of mitigating side channel attacks, but do you have specific lessons you think we should learn from
Could you clarify what suggestions you think we should implement? The KAISER paper describes a way of mitigating side channel attacks, but do you have specific lessons you think we should learn from
|
By
Jonathan Behrens <behrensj@...>
·
#397
·
|
|
Re: rv(64) address space size
this is a good start
imho, perhaps not not for sv57, but for sv64, we incorporate some of the suggestions
of the KASLR people. there are linux versions that implement their suggestions. perhaps
this is a good start
imho, perhaps not not for sv57, but for sv64, we incorporate some of the suggestions
of the KASLR people. there are linux versions that implement their suggestions. perhaps
|
By
swallach
·
#396
·
|
|
Re: rv(64) address space size
It hasn’t been standardized yet, but there is a placeholder for the Sv57 encoding in the satp.MODE register field. There isn’t a chapter on the Sv57 spec, but it will follow the pattern of Sv39 ->
It hasn’t been standardized yet, but there is a placeholder for the Sv57 encoding in the satp.MODE register field. There isn’t a chapter on the Sv57 spec, but it will follow the pattern of Sv39 ->
|
By
andrew@...
·
#395
·
|
|
Re: rv(64) address space size
is this documented?
much appreciated
WARNING / LEGAL TEXT: This message is intended only for the use of theindividual or entity to which it is addressed and may containinformation which is privileged,
is this documented?
much appreciated
WARNING / LEGAL TEXT: This message is intended only for the use of theindividual or entity to which it is addressed and may containinformation which is privileged,
|
By
swallach
·
#394
·
|
|
Re: rv(64) address space size
The basic design is already laid out for expansion to Sv57 and Sv64 following the template of fewer bits,
Krste
The basic design is already laid out for expansion to Sv57 and Sv64 following the template of fewer bits,
Krste
|
By
Krste Asanovic
·
#393
·
|
|
rv(64) address space size
the current size of the virtual address space is 48 bits. (per the june 2019 spec - volume II)
as many of you know, INTEL has increased their address space to 57 bits. several designers of server
the current size of the virtual address space is 48 bits. (per the june 2019 spec - volume II)
as many of you know, INTEL has increased their address space to 57 bits. several designers of server
|
By
swallach
·
#392
·
|
|
Re: PTE access type in Virtual Address Translation
The actual PTE access is either a page-table data read or page-tabledata write (which gets checked against PMAs and PMPs as such). But the "original access type" refers to the access that is being
The actual PTE access is either a page-table data read or page-tabledata write (which gets checked against PMAs and PMPs as such). But the "original access type" refers to the access that is being
|
By
Greg Favor
·
#391
·
|
|
PTE access type in Virtual Address Translation
From the Privileged spec, the 2nd step of virtual Address Translation process said,
[2. Let pte be the value of the PTE at address a+va.vpn[i]×PTESIZE. (For Sv32, PTESIZE=4.)
If accessing pte
From the Privileged spec, the 2nd step of virtual Address Translation process said,
[2. Let pte be the value of the PTE at address a+va.vpn[i]×PTESIZE. (For Sv32, PTESIZE=4.)
If accessing pte
|
By
Gracy Ge
·
#390
·
|
|
Re: Access unprivileged regions from OS
The sPMP proposal has not been discussed in any detail as far as I know, so it is hard to pin down.
The advantage of sPMP is that it should be much lower cost and simpler compared to page-based
The sPMP proposal has not been discussed in any detail as far as I know, so it is hard to pin down.
The advantage of sPMP is that it should be much lower cost and simpler compared to page-based
|
By
Allen Baum
·
#389
·
|
|
ARM's new capability-based security ISA (building on top of ARMv8)
This is just a quick FYI. (Sorry if this is a bit spam'y; there isn't a clear TG to target with this email. And I don't expect that this is something that plays into any near-term RISC-V
This is just a quick FYI. (Sorry if this is a bit spam'y; there isn't a clear TG to target with this email. And I don't expect that this is something that plays into any near-term RISC-V
|
By
Greg Favor
·
#388
·
|
|
Re: Access unprivileged regions from OS
Is sPMP an alternative to page-based permissions? If so, what advantage does it provide over the latter?
Thanks,
Freddie
Is sPMP an alternative to page-based permissions? If so, what advantage does it provide over the latter?
Thanks,
Freddie
|
By
Xinhao (Freddie) Qu
·
#387
·
|
|
Re: Access unprivileged regions from OS
I'd tend to think that the user processes running under sPMP will have few enough data regions that software base-and-bounds checks on syscall arguments isn't prohibitively expensive.
I'd tend to think that the user processes running under sPMP will have few enough data regions that software base-and-bounds checks on syscall arguments isn't prohibitively expensive.
|
By
andrew@...
·
#386
·
|
|
Re: Access unprivileged regions from OS
That might mean that the sPMP being considered might need a probe of some sort.
Bill
On 10/30/20 3:39 PM, Jonathan Behrens wrote:
That might mean that the sPMP being considered might need a probe of some sort.
Bill
On 10/30/20 3:39 PM, Jonathan Behrens wrote:
|
By
Bill Huffman
·
#385
·
|
|
Re: Access unprivileged regions from OS
On 10/30/20 3:25 PM, Andrew Waterman wrote:
Yes, I overstated a bit. But embedded address maps vary quite a bit more than Linux address maps.
I have wondered whether we'd want a state bit, maybe in
On 10/30/20 3:25 PM, Andrew Waterman wrote:
Yes, I overstated a bit. But embedded address maps vary quite a bit more than Linux address maps.
I have wondered whether we'd want a state bit, maybe in
|
By
Bill Huffman
·
#384
·
|
|
Re: Access unprivileged regions from OS
In the worst case, a software page table walk isn't that expensive.
In the worst case, a software page table walk isn't that expensive.
|
By
Jonathan Behrens <behrensj@...>
·
#383
·
|
|
Re: Access unprivileged regions from OS
It's not especially Linux-centric; it's more conventional-OS-with-paging-centric.
mstatus.MPRV handles the situation adequately for PMP-based protection in M/U systems.
S-mode with general address
It's not especially Linux-centric; it's more conventional-OS-with-paging-centric.
mstatus.MPRV handles the situation adequately for PMP-based protection in M/U systems.
S-mode with general address
|
By
andrew@...
·
#382
·
|
|
Re: Access unprivileged regions from OS
On 10/30/20 2:32 PM, Andrew Waterman wrote:
That's, of course, a very Linux centric answer. With more general address maps - or a "bare MMU" - the problem is harder to solve. Do you have an
On 10/30/20 2:32 PM, Andrew Waterman wrote:
That's, of course, a very Linux centric answer. With more general address maps - or a "bare MMU" - the problem is harder to solve. Do you have an
|
By
Bill Huffman
·
#381
·
|
|
Re: Access unprivileged regions from OS
My experience has been that, in the grand scheme of the cost of the syscall, the sstatus writes don't have a major effect on performance. (Also, many syscalls don't need to access user memory, since
My experience has been that, in the grand scheme of the cost of the syscall, the sstatus writes don't have a major effect on performance. (Also, many syscalls don't need to access user memory, since
|
By
andrew@...
·
#380
·
|
|
Re: Access unprivileged regions from OS
Right. SUM can be used to solve the same problem as LDTR/STTR, but it is not equivalent. To avoid the concern you describe, the Linux kernel first performs a bounds check to guarantee the address is
Right. SUM can be used to solve the same problem as LDTR/STTR, but it is not equivalent. To avoid the concern you describe, the Linux kernel first performs a bounds check to guarantee the address is
|
By
andrew@...
·
#379
·
|
|
Re: Access unprivileged regions from OS
Hi Andrew,
I’m not sure the sstatus.SUM bit is providing the equivalent of LDTR/STTR. The pair of load/store instructions lower their privilege level so that if they end up access privileged
Hi Andrew,
I’m not sure the sstatus.SUM bit is providing the equivalent of LDTR/STTR. The pair of load/store instructions lower their privilege level so that if they end up access privileged
|
By
Xinhao (Freddie) Qu
·
#378
·
|