tech-ras-eri@lists.riscv.org
The RERI (RAS Error-record Register Interface) TG will develop a specification to augment RAS features in RISC-V SOC hardware to standardize reporting and logging of errors by means of a memory-mapped register interface to enable error detection, provide the facility to log the detected errors and configuring means to report the error to handler component.Group Information
- https://github.com/riscv-admin/ras-eri
- 57 Members
- 38 Topics , Last Post:
- Started on
- Feed
Group Email Addresses
- Post: tech-ras-eri@lists.riscv.org
- Subscribe: tech-ras-eri+subscribe@lists.riscv.org
- Unsubscribe: tech-ras-eri+unsubscribe@lists.riscv.org
- Group Owner: tech-ras-eri+owner@lists.riscv.org
- Help: tech-ras-eri+help@lists.riscv.org
Group Settings
- This is a subgroup of main .
- All members can post to the group.
- Posts to this group do not require approval from the moderators.
- Messages are set to reply to group.
- Subscriptions to this group do not require approval from the moderators.
- Archive is visible to anyone.
- Members can edit their messages.
- Members can set their subscriptions to no email.
Top Hashtags [See All]
No used hashtags.
Archived Messages