Re: OS-A platform stoptime requirement
Ved Shanbhogue
Greg HI
toggle quoted message
Show quoted text
I agree architecturally there is just memory-mapped MTIME. We can leave it at that. What I meant by clock was where a each hart has its unique memory mapped MTIME and thereby is clocked by a reference clock that is broadcast. So there is no MTIME bus snaking around the chip feeding the time CSR. There are many ways to do this so it is not material. So there is real value to stopping time for debug and expectation is that there will be a "synchronization"/"catch back up" action on MRET from debug mode? regards ved On Tue, Dec 21, 2021 at 1:03 PM Greg Favor <gfavor@...> wrote:
|
|