Re: [tech-aia] RISC-V ACLINT specification is now hosted on RISC-V GitHub
Greg Favor
On Sun, May 30, 2021 at 5:15 AM Anup Patel <Anup.Patel@...> wrote:
More properly, this should be a non-normative sentence added to the Machine Timer Registers section in the Priv spec - that notes that setting mtimecmp to the max value effectively disables generation of a timer interrupt. Greg |
|