|
Fix a typo in RISC-V SBI documentation
Hello,
I've pushed a fix for typo in github pull request: Fix a typo in SBI documentation by luojia65 · Pull Request #79 · riscv-non-isa/riscv-sbi-doc (github.com)
Please review, thanks :)
Luo Jia
Hello,
I've pushed a fix for typo in github pull request: Fix a typo in SBI documentation by luojia65 · Pull Request #79 · riscv-non-isa/riscv-sbi-doc (github.com)
Please review, thanks :)
Luo Jia
|
By
洛佳 Luo Jia
·
#1297
·
|
|
Why must misa.H be writable (RVA22)?
Hi,
Does anyone know why the RV22A profile draft (https://github.com/riscv/riscv-platform-specs/blob/main/riscv-platform-spec.adoc) mandates the following:
misa
If the H extension is supported
Hi,
Does anyone know why the RV22A profile draft (https://github.com/riscv/riscv-platform-specs/blob/main/riscv-platform-spec.adoc) mandates the following:
misa
If the H extension is supported
|
By
Phil McCoy <pnm@...>
·
#1296
·
|
|
Re: RISC-V Platform Spec Review - Canonical
Dear Kumar,
please, see my comments below.
Yes the time is fine.
I will forward the mail internally.
Overall the platform specification requires that the reader is quite familiar at least with the
Dear Kumar,
please, see my comments below.
Yes the time is fine.
I will forward the mail internally.
Overall the platform specification requires that the reader is quite familiar at least with the
|
By
Heinrich Schuchardt
·
#1295
·
|
|
Next Platform HSC Meeting on Wed Sep 8th 2021 8AM PST
Hi All,
The next platform HSC meeting is scheduled on Wed Sep 8th 2021 at 8AM PST.
Here are the details:
Agenda and minutes kept on the github
Hi All,
The next platform HSC meeting is scheduled on Wed Sep 8th 2021 at 8AM PST.
Here are the details:
Agenda and minutes kept on the github
|
By
Kumar Sankaran
·
#1294
·
|
|
Re: [RFC 1/1] fw_base: header for vendor information
The question of file headers goes beyond SBI.
Kumar Sankara suggested that the topic of file headers for secure boot should be taken to the TEE TG.
For adding a pointer to a table placed behind the
The question of file headers goes beyond SBI.
Kumar Sankara suggested that the topic of file headers for secure boot should be taken to the TEE TG.
For adding a pointer to a table placed behind the
|
By
Heinrich Schuchardt
·
#1293
·
|
|
Re: [RFC 1/1] fw_base: header for vendor information
<heinrich.schuchardt@...> wrote:
I totally agree.
Better to include few other stuff like size of image including the header.
The platform specification only points to SBI specification and
<heinrich.schuchardt@...> wrote:
I totally agree.
Better to include few other stuff like size of image including the header.
The platform specification only points to SBI specification and
|
By
Anup Patel
·
#1292
·
|
|
[RFC 1/1] fw_base: header for vendor information
To implement secure boot OpenSBI should provide a well defined header
structure with reserved space in which a vendor can place information
related to a signature that the boot ROM code can
To implement secure boot OpenSBI should provide a well defined header
structure with reserved space in which a vendor can place information
related to a signature that the boot ROM code can
|
By
Heinrich Schuchardt
·
#1291
·
|
|
Re: RISC-V H-extension plus RISC-V AIA proof-of-concept completed
let's create a top sheet and add this please. philipp is working on a review proposal. likely more like tech-announce for 2 weeks and notify TSC and the board. etc
Get BlueMail for Android
On Aug 26,
let's create a top sheet and add this please. philipp is working on a review proposal. likely more like tech-announce for 2 weeks and notify TSC and the board. etc
Get BlueMail for Android
On Aug 26,
|
By
mark
·
#1290
·
|
|
RISC-V H-extension plus RISC-V AIA proof-of-concept completed
Hi All,
The KVM RISC-V AIA support has been successfully validated with
AIA IMSIC virtualization features emulated by QEMU RISC-V.
This means KVM RISC-V Guest Linux works perfectly fine with
Hi All,
The KVM RISC-V AIA support has been successfully validated with
AIA IMSIC virtualization features emulated by QEMU RISC-V.
This means KVM RISC-V Guest Linux works perfectly fine with
|
By
Anup Patel
·
#1289
·
|
|
Invitation: Platform HSC Additional Meeting: Platform ISA Requirement... @ Tue Aug 24, 2021 10am - 11am (PDT) (tech-unixplatformspec@lists.riscv.org)
You have been invited to the following event.
Platform HSC Additional Meeting: Platform ISA Requirements Continuing Discussion
When
Tue Aug 24, 2021 10am – 11am Pacific Time - Los Angeles
Where
You have been invited to the following event.
Platform HSC Additional Meeting: Platform ISA Requirements Continuing Discussion
When
Tue Aug 24, 2021 10am – 11am Pacific Time - Los Angeles
Where
|
By
Kumar Sankaran
·
#1288
·
|
|
Invitation: Platform HSC Bi-Weekly Meeting @ Every 2 weeks from 8am to 9am on Monday (PDT) (tech-unixplatformspec@lists.riscv.org)
You have been invited to the following event.
Platform HSC Bi-Weekly Meeting
When
Every 2 weeks from 8am to 9am on Monday Pacific Time - Los Angeles
Joining info
Join with Google
You have been invited to the following event.
Platform HSC Bi-Weekly Meeting
When
Every 2 weeks from 8am to 9am on Monday Pacific Time - Los Angeles
Joining info
Join with Google
|
By
Kumar Sankaran
·
#1287
·
|
|
Next Platform HSC Meeting on Mon Aug 23rd 2021 8AM PST
Hi All,
The next platform HSC meeting is scheduled on Mon Aug 23rd at 8AM PST.
Some of us are having the issue of RISC-V meetings disappearing off the
calendars. So please keep track of this meeting
Hi All,
The next platform HSC meeting is scheduled on Mon Aug 23rd at 8AM PST.
Some of us are having the issue of RISC-V meetings disappearing off the
calendars. So please keep track of this meeting
|
By
Kumar Sankaran
·
#1286
·
|
|
[PATCH v6 8/8] Simplify the timer support for the M platform
Instead of describe the machine-level timer for the M platform,
we should simply point to the RISC-V ACLINT MTIMER defined by
the RISC-V ACLINT specification.
Signed-off-by: Anup Patel
Instead of describe the machine-level timer for the M platform,
we should simply point to the RISC-V ACLINT MTIMER defined by
the RISC-V ACLINT specification.
Signed-off-by: Anup Patel
|
By
Anup Patel
·
#1285
·
|
|
[PATCH v6 7/8] Don't remove images in make clean
The image files (i.e. PNG files) are committed in the repo so
we should not remove it when doing "make clean".
Signed-off-by: Anup Patel <anup.patel@...>
Reviewed-by: Atish Patra
The image files (i.e. PNG files) are committed in the repo so
we should not remove it when doing "make clean".
Signed-off-by: Anup Patel <anup.patel@...>
Reviewed-by: Atish Patra
|
By
Anup Patel
·
#1284
·
|
|
[PATCH v6 6/8] Follow profile naming as-per latest RISC-V profiles spec
We should follow profile naming as-per latest RISC-V profiles
specification. Also, we should avoid explicit mentions of
"RV32xxx" and "RV64xxx" ISA strings.
Signed-off-by: Anup Patel
We should follow profile naming as-per latest RISC-V profiles
specification. Also, we should avoid explicit mentions of
"RV32xxx" and "RV64xxx" ISA strings.
Signed-off-by: Anup Patel
|
By
Anup Patel
·
#1283
·
|
|
[PATCH v6 5/8] Minor cosmetic changes in SBI section of OS/A-base platform
We don't need a table for required SBI extensions and UEFI interfaces
implemented by UEFI firmware.
Signed-off-by: Anup Patel <anup.patel@...>
Reviewed-by: Alistair Francis
We don't need a table for required SBI extensions and UEFI interfaces
implemented by UEFI firmware.
Signed-off-by: Anup Patel <anup.patel@...>
Reviewed-by: Alistair Francis
|
By
Anup Patel
·
#1282
·
|
|
[PATCH v6 4/8] Re-write the interrupts and timer section
We re-write the interrupts and timer section to align the interrupts
and timer table. We also add more fine grained requirements for AIA.
Signed-off-by: Anup Patel <anup.patel@...>
Reviewed-by:
We re-write the interrupts and timer section to align the interrupts
and timer table. We also add more fine grained requirements for AIA.
Signed-off-by: Anup Patel <anup.patel@...>
Reviewed-by:
|
By
Anup Patel
·
#1281
·
|
|
[PATCH v6 3/8] Move terminology and specifications tables to correct location
The terminology table should be at start and specification table
should be at the end. Also, specification table should be replaced
with bibliography reference list.
Signed-off-by: Anup Patel
The terminology table should be at start and specification table
should be at the end. Also, specification table should be replaced
with bibliography reference list.
Signed-off-by: Anup Patel
|
By
Anup Patel
·
#1280
·
|
|
[PATCH v6 2/8] Update terminology and specification tables
This patch updates terminology and specification table in
following ways:
1) Provide complete expansion of terms for APLIC and ACLINT
2) Add links to unprivileged and privileged specifications
3) Add
This patch updates terminology and specification table in
following ways:
1) Provide complete expansion of terms for APLIC and ACLINT
2) Add links to unprivileged and privileged specifications
3) Add
|
By
Anup Patel
·
#1279
·
|
|
[PATCH v6 1/8] Additional requirements for H-extension
To have a meaningful H-extension support, both OS/A-base and
OS/A-server platforms must comply with additional requirements
for H-extension.
Also, the little-endian requirement in OS/A-base should
To have a meaningful H-extension support, both OS/A-base and
OS/A-server platforms must comply with additional requirements
for H-extension.
Also, the little-endian requirement in OS/A-base should
|
By
Anup Patel
·
#1278
·
|