|
[PATCH v2 2/3] Remove the old descriptions from user-level.adoc
The first three details belong to a profile specification rather than platform spec. Remove those so that it can be included in the profile. The last remaining one belongs to platform spec but must be
The first three details belong to a profile specification rather than platform spec. Remove those so that it can be included in the profile. The last remaining one belongs to platform spec but must be
|
By
atishp@...
· #1166
·
|
|
[PATCH v2 1/3] Remove old & redundant sections.
The platform and profile specification mean different things now. All the points specified in supervisor.adoc are already described in the new revamped platform spec. Remove these old specifications.
The platform and profile specification mean different things now. All the points specified in supervisor.adoc are already described in the new revamped platform spec. Remove these old specifications.
|
By
atishp@...
· #1165
·
|
|
[PATCH 3/3] Add PMU section
Signed-off-by: Atish Patra <atish.patra@...> --- riscv-platform-spec.adoc | 25 +++++++++++++++++++++++++ 1 file changed, 25 insertions(+) diff --git a/riscv-platform-spec.adoc b/riscv-platform-spe
Signed-off-by: Atish Patra <atish.patra@...> --- riscv-platform-spec.adoc | 25 +++++++++++++++++++++++++ 1 file changed, 25 insertions(+) diff --git a/riscv-platform-spec.adoc b/riscv-platform-spe
|
By
atishp@...
· #1159
·
|
|
[PATCH 2/3] Remove the old descriptions from user-level.adoc
The first three details belong to a profile specification rather than platform spec. Remove those so that it can be included in the profile. The last remaining one belongs to platform spec but must be
The first three details belong to a profile specification rather than platform spec. Remove those so that it can be included in the profile. The last remaining one belongs to platform spec but must be
|
By
atishp@...
· #1158
·
|
|
[PATCH 1/3] Remove old & redundant sections.
The platform and profile specification mean different things now. All the points specified in supervisor.adoc are already described in the new revamped platform spec. Remove these old specifications.
The platform and profile specification mean different things now. All the points specified in supervisor.adoc are already described in the new revamped platform spec. Remove these old specifications.
|
By
atishp@...
· #1157
·
|
|
[PATCH v3 1/1] server extension: PCIe requirements
Greg had few suggestion to change this statement. "PCIe transactions that are marked with a No Snoop bit of zero and access memory.."
Greg had few suggestion to change this statement. "PCIe transactions that are marked with a No Snoop bit of zero and access memory.."
|
By
atishp@...
· #1155
·
|
|
SBI v0.3.0 released
We have released SBI specification v0.3.0[1]. It's been month since the release candidate (v.0.3-rc1). There were only includes few typo fixes and license update patches after that. That's why, we thi
We have released SBI specification v0.3.0[1]. It's been month since the release candidate (v.0.3-rc1). There were only includes few typo fixes and license update patches after that. That's why, we thi
|
By
atishp@...
· #1147
·
|
|
[PATCH v2 1/1] server extension: PCIe requirements
MCFG table was not referenced earlier. UC is not present in abbreviation section. Moreover, PMA + PBMT seems bit ambiguous to me. It wouldn't hurt to be more verbose here. same comment as above. /s/No
MCFG table was not referenced earlier. UC is not present in abbreviation section. Moreover, PMA + PBMT seems bit ambiguous to me. It wouldn't hurt to be more verbose here. same comment as above. /s/No
|
By
atishp@...
· #1137
·
|
|
[PATCH 1/1] Initial commit of PLIC
I think it will be good to provide additional clarification in the beginning about the number of interrupts/contexts. Something along the lines: The PLIC specification supports up-to 1024 interrupts a
I think it will be good to provide additional clarification in the beginning about the number of interrupts/contexts. Something along the lines: The PLIC specification supports up-to 1024 interrupts a
|
By
atishp@...
· #1135
·
|
|
[PATCH v2] Cache Coherency and ASID Requirements for OS-A platform
Reviewed-by: Atish Patra <atish.patra@...>
Reviewed-by: Atish Patra <atish.patra@...>
|
By
atishp@...
· #1134
·
|
|
SBI v0.3-rc1 released
We have tagged the current SBI specification as a release candidate for v0.3[1]. It is tagged as v0.3-rc1 which includes few new extensions and cosmetic changes of the entire specification. Here is a
We have tagged the current SBI specification as a release candidate for v0.3[1]. It is tagged as v0.3-rc1 which includes few new extensions and cosmetic changes of the entire specification. Here is a
|
By
atishp@...
· #1042
·
|
|
[PATCH v2] riscv-sbi.adoc: Clarify that an SBI extension shall not be partially implemented
Thanks. Reviewed-by: Atish Patra <atish.patra@...>
Thanks. Reviewed-by: Atish Patra <atish.patra@...>
|
By
atishp@...
· #1041
·
|
|
[PATCH] Clarify that a SBI extension cannot be partially implemented
Hi Bin, Are you planning to send v2 for this patch or I can modify the text and merge?
Hi Bin, Are you planning to send v2 for this patch or I can modify the text and merge?
|
By
atishp@...
· #1037
·
|
|
[PATCH v6 1/2] riscv-platform-spec: PLIC and CLINT for Linux-2022 platform
Yes. I think it was not reviewed in the past. At least that's what I remember. If I am wrong about that, it's fine.
Yes. I think it was not reviewed in the past. At least that's what I remember. If I am wrong about that, it's fine.
|
By
atishp@...
· #1036
·
|
|
[PATCH] Add direct memory access synchronize extension
Agreed. The firmware code will still be executed while the priv mode is S-mode right ? Wouldn't that violate the priv spec ? That's what I am thinking. The only additional cost is just a "ecall and mr
Agreed. The firmware code will still be executed while the priv mode is S-mode right ? Wouldn't that violate the priv spec ? That's what I am thinking. The only additional cost is just a "ecall and mr
|
By
atishp@...
· #1029
·
|
|
[PATCH 1/1] riscv-sbi.adoc: fix typos
Reviewed-by: Atish Patra <atish.patra@...>
Reviewed-by: Atish Patra <atish.patra@...>
|
By
atishp@...
· #1028
·
|
|
[PATCH] riscv-sbi.adoc: Use 'an' before 'SBI'
Reviewed-by: Atish Patra <atish.patra@...>
Reviewed-by: Atish Patra <atish.patra@...>
|
By
atishp@...
· #1027
·
|
|
[PATCH v6 1/2] riscv-platform-spec: PLIC and CLINT for Linux-2022 platform
IIRC, PLIC spec was never reviewed widely. As this group is more active now, tt would be good to send it as a separate patch so we can do a detailed review of that as well. I am just concerned about s
IIRC, PLIC spec was never reviewed widely. As this group is more active now, tt would be good to send it as a separate patch so we can do a detailed review of that as well. I am just concerned about s
|
By
atishp@...
· #1026
·
|
|
[PATCH] Clarify that a SBI extension cannot be partially implemented
This one is more verbose but sounds better to me. May be we should just explicitly say that "all functions belonging to that extension must be implemented" similar to the below version.
This one is more verbose but sounds better to me. May be we should just explicitly say that "all functions belonging to that extension must be implemented" similar to the below version.
|
By
atishp@...
· #1025
·
|
|
[PATCH v6] Add performance monitoring unit extension
All the above changes looks good. I have verified those in the OpenSBI/Linux kernel implementation as well. I will send out the patches soon. IMO, some additional clarification along the following lin
All the above changes looks good. I have verified those in the OpenSBI/Linux kernel implementation as well. I will send out the patches soon. IMO, some additional clarification along the following lin
|
By
atishp@...
· #945
·
|