Date 1 - 2 of 2
[PATCH v2] Cache Coherency and ASID Requirements for OS-A platform
|1 - 2 of 2|
Updated v2 of the cache coherency patch
Changes from v1
Brought in all cache coherency changes after feedback
Removed ASID requirements
diff --git a/riscv-platform-spec.adoc b/riscv-platform-spec.adoc
index 87ab7f8..3953b5e 100644
@@ -89,8 +89,13 @@ The M platform has the following extensions:
* ISA Profile
** The OS-A platform is required to comply with the RVA22 profile.
* Cache Coherency
+** All harts must adhere to the RVWMO memory model.
+** All hart PMA regions for main memory must be marked as coherent.
+** Memory accesses by I/O masters can be coherent or non-coherent with respect
+to all hart-related caches.
The OS-A base platform requirements are -
@@ -288,10 +293,11 @@ base with the additional requirements as below.
The platforms which conform to server extension are required to implement +
-- RISC-V Hypervisor-level H Instruction-Set Extensions
-- IOMMU with support for memory resident interrupt files
+- RV64 support
+- RISC-V H ISA extension
+- VMID support
The OS-A server platform requirements are all of the base above plus:
@@ -306,6 +312,8 @@ above.
respect to all harts connected to the DM
* Rationale: Debuggers must be able to view memory coherently
+==== Interrupt Controller
==== Boot and Runtime Requirements
The boot and system firmware for the RV64I server platforms required to be
On Wed, 2021-06-30 at 16:19 -0700, Kumar Sankaran wrote:
Updated v2 of the cache coherency patchReviewed-by: Atish Patra <atish.patra@...>
|1 - 2 of 2|