1. Tech-Vector-Ext
  2. Messages

Re: MLEN=1 update

Nick Knight
 

Never mind, I misread the git commit log. It appears that no instructions can overwrite the mask register. Sorry.

On Wed, May 13, 2020 at 1:44 PM Nick Knight via lists.riscv.org <nick.knight=sifive.com@...> wrote:
Hi Krste,

It seems that many (all?) masked instructions are now allowed to overwrite the mask register. This new scheme would indeed be simpler --- is this true? Can you give any high-level insight into why this is possible now and wasn't before?

Thanks,
Nick Knight

On Wed, May 13, 2020 at 12:45 PM Krste Asanovic <krste@...> wrote:

I've made a major update to mask encoding, pushed to repo.

The earlier change to support fractional LMUL effectively "broke" the
earlier mask encoding.  The new scheme is simpler, but is different.

Please review and comment.

Krste
Join tech-vector-ext@lists.riscv.org to automatically receive all group messages.