1. Messages
  2. Clarification on vid.v

Re: Clarification on vid.v

Roger Espasa
 

Joseph,

May I suggest you open a git issue here: https://github.com/riscv/riscv-v-spec/issues with these two questions? It will help better tracking and will ensure whatever the resolution is, it does make it into the spec.

roger.

On Sat, Oct 3, 2020 at 8:09 PM Joseph Rahmeh <joseph.rahmeh@...> wrote:

 

Should vid.v raise an illegal instruction exception when masked and when the destination group overlaps v0 ?

Should vid.v raise an illegal instruction exception when vstart > 0 ?
Join {tech-vector-ext@lists.riscv.org to automatically receive all group messages.