Note: lists.riscv.org will be down for maintenance on Monday, September 26th, starting at 9AM Pacific Time (4PM Monday September 26, 2022 UTC), for approximately one hour.
Re: Vector Task Group minutes 2020/12/04
|
i totally agree. if this is done, then instructions like: count bits, etc can directly apply to the mask register.
also, from a hardware implementation, the VM register can be implemented with LATÇHES. this facilitates a better implementation (imho) for operations under mask and yes load and store VM are required —— If separate loads and stores are introduced for mask, then separate vmask register can be introduced to avoid dual use of v0 (as a regular vector register and as a mask register) and its complications. Alex http://bsc.es/disclaimer
|
|
|