Re: Vector Task Group minutes 2020/12/04


lidawei14@...
 

In some cases we have widening computations with large LMUL settings, we will quickly run out of v0-v31 if we also have to keep masks in these registers.  

Join tech-vector-ext@lists.riscv.org to automatically receive all group messages.