Re: Vector Task Group minutes 2020/12/04


swallach
 

imho, since are trying to both address the embedded market and the hpc market, we have conflicts wrt logic, power, and cost

addressing the hpc market, 8 extra registers for VM, appropriately defined, that increases the performance of loops with conditionals, is not an issue.

on the other hand, for embedded these registers may be un necessary overhead.

attached is a paper on what ARM and fujitsu have implemented. just for a reference. worth a read





http://bsc.es/disclaimer

Join tech-vector-ext@lists.riscv.org to automatically receive all group messages.