1. Messages
  2. Configuring qemu for Vector Extension

Re: Configuring qemu for Vector Extension

Jim Wilson
 

On Sat, Sep 18, 2021 at 3:57 PM Mick Thomas Lim <mickthomaslim@...> wrote:
Where could I find the last clang build for v1p0?
I've followed the instructions laid out here, which pulls from upstream LLVM: https://github.com/sifive/riscv-llvm
But this e-mail appears to indicate that only v0p10 is supported so far: https://lists.riscv.org/g/tech-vector-ext/message/595

I don't do LLVM work, and can't offer any suggestions there.
Alternatively, how is everyone running v1p0 programs on v1.0 qemu?
We'd like to adhere as closely to the latest Vector ext. revision as possible.

In general, I'd say that if you don't have a half dozen people doing assembler, compiler, simulator, kernel, library, etc work, then you probably won't be able to create your own V environment.  Unfortunately SiFive doesn't have a free V distribution anymore.  And no, the freedom-u-sdk V support isn't useful.  I would suggest that PLCT is your best bet.  See Wei Wu's message pointing your at binutils, gcc, and qemu trees.  Except Wei Wu pointed at gcc and the gcc V support is known to have problems, so is not a good choice.  So there is probably no free good V environment available at this time.

You should be willing to accept whatever version you can get instead of asking for v1p0, and be willing to rewrite your code when v1p0 comes out.  If you really do need v1p0, then you probably should wait 6 months until there is an actual v1p0 draft, and free toolchain, simulator, kernel, library, etc support for it.

Jim
 
Join {tech-vector-ext@lists.riscv.org to automatically receive all group messages.