Date   
RISC-V Vector Task Group: fractional LMUL By David Horner · #22 ·
RISC-V Vector Task Group: fractional LMUL By David Horner · #23 ·
issue #393 - Towards a simple fractional LMUL design. By David Horner · #33 ·
issue #393 - Towards a simple fractional LMUL design. By David Horner · #52 ·
issue #393.3 - Towards a simple fractional LMUL design - third itteration . By David Horner · #53 ·
issue #393.4 - Towards a simple fractional LMUL design - third itteration . By David Horner · #54 ·
Fractional LMUL Constraint By David Horner · #57 ·
A simple fractional LMUL proposal By David Horner · #69 ·
Vector TG meeting minutes 2020/4/03 By David Horner · #80 ·
Vector TG meeting minutes 2020/4/03 By David Horner · #88 ·
intro to #421 Fractional vtype field vfill and #418 vlmt... By David Horner · #89 ·
Effective element width encoding in vector load/stores By David Horner · #92 ·
Effective element width encoding in vector load/stores By David Horner · #96 ·
RISC-V Vector TG meeting minutes, April 17, 2020 By David Horner · #98 ·
make SEW be the largest element width By David Horner · #100 ·
make SEW be the largest element width By David Horner · #102 ·
[riscv/riscv-v-spec] the differing nature of LMUL > 1 and fractional LMUL (#382) By David Horner · #103 ·
Thoughts on Git update (8a9fbce) Added fractional LMUL, including modifying vector data register and vector mask register layouts for SLEN<VLEN implementations. By David Horner · #104 ·
[riscv/riscv-v-spec] the differing nature of LMUL > 1 and fractional LMUL (#382) By David Horner · #106 ·
Thoughts on Git update (8a9fbce) Added fractional LMUL, including modifying vector data register and vector mask register layouts for SLEN<VLEN implementations. By David Horner · #108 ·
1 - 20 of 116