Vector TG Meeting tomorrow
|
||
Smaller embedded version of the Vector extension
|
||
What is the plan for rvv v1.0
|
||
ordered vs unordered and overlaps use cases
|
||
Vector Memory Ordering
|
||
V extension groups analogue to the standard groups
|
||
[riscv/riscv-v-spec] For V1.0 - Make unsigned scalar integer in widening instructions 2 * SEW (#427) (and signed)
|
1 - 7 of 7 |