Hi Vector Team,

I’m new to RISC-V and the Vector extensions, so forgive me if I’ve missed something.

I have searched the specs, emails and git hub issues, but not found anything on this:

While writing some vector code using the vector intrinsics, I noticed some instructions missing that I expected to see:

I noticed there is no saturated reverse subtract version of vssub_vx, e.g. vsrsub_vx (or should it be vrssub_vx ?) and so no vsneg_v pseudo instructions

But there are the following integer/float reverse subtract instructions:

vrsub_vx

vfrsub_vf

and their pseudo instruction counterparts:

vneg_v

vfneg_v

For orthogonality there should be saturated versions of the above, but maybe there is not enough encoding space?

Or possibly remove vrsub_vx & vfrsub_vf to gain encoding space ??

Note: I wanted to use vsrsub_vx (to do vsneg_v), but instead achieved it by loading a vector with zero and performing vssub_vv.

Tony Cole

CPU Consultant I RISC-V Cores, Bristol

E-mail: Tony.Cole@...

Company: Huawei technologies R&D (UK) Ltd I Address: 290 Park Avenue, Aztec West, Almondsbury, Bristol, Avon, BS32 4SY, UK      

    http://www.huawei.com

This e-mail and its attachments contain confidential information from HUAWEI, which is intended only for the person or entity whose address is listed above. Any use of the information contained herein in any way (including, but not limited to, total or partial disclosure,reproduction, or dissemination) by persons other than the intended recipient(s) is prohibited. If you receive this e-mail in error, please notify the sender by phone or email immediately and delete it !

本邮件及其附件含有华为公司的保密信息，仅限于发送给上面 地址中列出的个人或群组。禁止任何其他人以任何形式使用（包括但不限于全部或部分地泄露、复制、或散发）本邮件中的信息。如果您错收了本邮件，请您立即电话或邮件通知发件人并删除本邮件