Tech: Zfinx Task Group tech-zfinx@lists.riscv.org
Charter
The Zfinx task group will specify how to share the integer (X) registers with the floating point (F) registers, to save silicon area and to free up encoding space. The group will specify the requirements for the ISA and the toolchain. The charter covers RV32 and RV64 implementations with D (64-bit), F (32-bit) and Zfh (16-bit) floating point registers. RV128 and Q(128-bit) are considered out of scope, but should be resolvable as a simple extension to the final specification.
Deliverables
1. A complete specification of Zfinx for inclusion in the RISC-V ISA manual
Roadmap
1. Completely specify RV32F Zfinx, RV32FD Zfinx
2. Extend to RV32D where XLEN < FLEN
3. Deliver SAIL model, QEMU model
4. Pass architectural tests
5. Delivery of GCC and GDB
Group Information
- 52 Members
- 36 Topics, Last Post:
- Started on
- Feed
Group Email Addresses
- Post: tech-zfinx@lists.riscv.org
- Subscribe: tech-zfinx+subscribe@lists.riscv.org
- Unsubscribe: tech-zfinx+unsubscribe@lists.riscv.org
- Group Owner: tech-zfinx+owner@lists.riscv.org
- Help: tech-zfinx+help@lists.riscv.org
Group Settings
- This is a subgroup of main.
- All members can post to the group.
- Posts to this group do not require approval from the moderators.
- Messages are set to reply to group and sender.
- Subscriptions to this group do not require approval from the moderators.
- Archive is visible to anyone.
- Wiki is visible to anyone.
- Members can edit their messages.
- Members can set their subscriptions to no email.
Top Hashtags [See All]
- #cal-cancelled 2 topics
- #file-notice 1 topics
- #poll-notice 1 topics